# EE271 Introduction to VLSI Systems

# Azita Emami

Computer Systems Laboratory Stanford University azita@stanford.edu

Coordinator: Prof. Mark Horowitz

MAH, AEN

EE 271 Lecture 1

#### **Lecture Notes**

The lecture notes are the principle reference material that you will use in the class. While the notes will cover the material in the class, they will not be as complete as the information that you would find in a textbook. Addition information is also included to help you understand the material:

- + in a slide title means that this slide give addition information about the previous slide, providing either an interesting aside, or some of the background that might be helpful to understand the material. It is for your benefit and is not part of the core material.
- in a slide title give some examples of the previous material to make sure you really understand what is going on.

# **Additional Reading**

To provide additional information and/or an alternative explanation of the material in the notes, readings from other textbooks will be included in the notes. While these readings are not required, they are often helpful in understanding the material.

- Weste Eshraghian, Principles of CMOS VLSI Design (2nd Edition)
  - principle reference. Most readings are from this book
- Glasser Dobberpuhl, The Design and Analysis of VLSI Circuits
  - (the best circuits book, but is mostly nMOS),
- Wolf, Modern VLSI Design,
- Shoji, CMOS Digital Design (interesting collection of topics),
- Uyemura, Circuit Design for CMOS VLSI;
- Fabricius, Introduction to VLSI Design.

MAH, AEN

EE 271 Lecture 1

#### **Course Information**

- Background
  - This class will assume a background in digital logic, and some understanding of RC circuits. The class will also use a number of CAD tools that run on the Unix workstations in Sweet Hall. You will learn how to use the Irsim switch-level simulator, the Magic layout system, and the Verilog functional simulator. You may also use Synopsys logic synthesis tools.
- Disclaimer:
  - This class is an introduction to VLSI design to give you a feeling for the basic principles that govern IC design. It will introduce a number of possible design styles that you can explore further in other classes. If you are really interested in custom chip design, we suggest you take EE272, the VLSI project course. If you are interested in circuit design issues, take EE313 and EE371. If you are interested in CAD programs take EE318.

# Lecture 1 Overview of VI SI: Complexity, Wires and Switches Mark Horowitz, Modified by Azita Emami Computer Systems Laboratory Stanford University azita@stanford.edu MAH. AEN EE 271 Lecture 1 5 Overview Reading ٠ W&E Chapter 1 from 1.1 to 1.4 If you want more background on MOS devices you can read W&E Chapter 2.1-2.2. This chapter goes into more detail than we use in the class. Background VLSI is pretty new; it has its beginning back in the early 60's with SSI, small scale integration, when a few bipolar transistors and resistors were fabricated on the same chip. Today chips are both simpler and more complex. They typically only contain two active elements (nMOS and pMOS transistors) and wires. But there might be Millions of these transistors on the chip, and these chips can do amazing functions. You also find chips in everything. This lecture will look at why this has happened and what it hard about VLSI design. It will also take a quick look at the basic elements that make up VLSI chips: MOS transistors and wires.

#### From

#### 1945

ENIAC filled an entire room!

17,468 vacuum tubes,70,000 resistors, and10,000 capacitors6,000 manual switchesand many blinking lights!

could add 5,000 numbers in a single second



MAH, AEN

EE 271 Lecture 1

# То



**1947** point-contact transistor

#### 1954

first computer with no tube 800 transistors and 10,000 germanium crystal rectifiers only 100 watts

1958 Invention of the Integrated Circuit

8



# Why Integrated Circuits?

- Break this question into two questions
  - Why electronics
  - Why use ICs to build electronics
- Why use electronics
  - Electons are easy to move / contol
    - · Easier to move/control electrons than real stuff
  - If you don't believe me look at a mechanical computer
    - http://www.nmsi.ac.uk/on-line/treasure/objects/1862-89.html
  - Move information, not things (phone, fax, WWW, etc.)
    - Takes much less energy and \$

MAH, AEN

EE 271 Lecture 1

**Electronics** 

- Building electronics:
  - Started with tubes, then miniature tubes
  - Transistors, then miniature transistors
  - Components were getting cheaper, more reliable but:
    - There is a minimum cost of a component (storage, handling ...)
    - · Total system cost was proportional to complexity
- Integrated circuits changed that
  - Printed a circuit, like you print a picture,
    - Create components in parallel
    - Cost no longer depended on # of devices
  - What happens as resolution goes up?



#### Sense of Scale



MAH, AEN

# VLSI Design

Mone	aina Complovity						
iviana	ging Complexity						
• 51	npiny the design problem						
	Can't understand 10M transistors, or 100M rectangles						
<ul> <li>Need to make less complex (and less numerous) models</li> </ul>							
_	Abstraction						
	<ul> <li>Simplified model for a thing, works well in some subset of the design space</li> </ul>						
-	Constraints						
	<ul> <li>Needed to ensure that the abstractions are valid</li> </ul>						
	<ul> <li>Might work if you violate constraints, but guarantees are off</li> </ul>						
• Ur	derstand the underlying technology						
_	Provide a feeling for what abstractions and constraints are needed						
_	Determine efficient solutions (in design time, or implementation						
	area, power, or performance)						
MAH, AEN	EE 271 Lecture 1 17						
	VLSI Design						
	Besides all that,						
	l think it is fun.						
	I hope you agree.						

#### Abstractions and Disciplines How to Deal with 10<sup>7</sup> Transistors

٠

- Digital abstraction
  - signals are 1 or 0
- Switch abstraction
  - MOSFETs as simple switches
- Gate abstraction
  - Unidirectional elements
  - Separable timing
- Synchronous abstraction
  - Race free logic
  - Function does not depend on timing

- Constrain the design space to simplify the design process
  - strike a balance between design complexity and absolute performance
- Partition the problem (Use hierarchy)
  - Module is a box with pins
  - apply recursively

MAH, AEN

EE 271 Lecture 1

#### + Design Levels

- Specification
  - what the system (or component) is supposed to do
- Architecture
  - high-level design of component
    - · state defined
    - logic partitioned into major blocks
- Logic
  - gates, flip-flops, and the connections between them

- Circuit
  - transistor circuits to realize logic elements
- Device
  - behavior of individual circuit elements
- Layout
  - geometry used to define and connect circuit elements
- Process
  - steps used to define circuit elements

Can describe design at many different levels of abstraction

#### High-lighted levels we will discuss in this class

#### What is on an Integrated Circuit?



- Conducting layers which form the wires on the IC.
  - There are many layers of wires (used to have 1 layer of metal, now advanced processes have 4-5 metal layers). Wires have electrical properties like resistance and capacitance.
  - (Requires insulators and contacts between layers.)
- Transistors (the free things that fit under the wires).
  - There are a few kinds of transistors. In this class we will study MOS ICs, so we will work with MOS transistors. These transistors can be thought of as a voltage controlled switch. The voltage on one terminal of the transistor determines whether the other two terminals are connected or not.

MAH, AEN

EE 271 Lecture 1

# Physical Topology of an Integrated Circuit

• The transistors are built in the silicon, and then there are lots of wiring layers deposited on top. In cross-section it looks like (abstractly):



In the technology that we will use in the class (which can be scaled from  $2\mu$  to  $0.25\mu$ ) there are 4 primary layers. The top two layers are metal wires, and then there is a polysilicon layer and a diffusion layer (together poly and diff can form "active" devices – more on that later).

# - Another View:



# Layout Example

- Example from previous
   student project
- Use hierarchy to hide complexity
- Pads around chip
- Major blocks are shown
- Colored regions are really many wires



MAH, AEN

EE 271 Lecture 1

Layout

- This picture is an expanded view of a portion of the layout of the other page.
- The next two slides will look at the controller layout and some layout in the datapath



#### **Controller Layout**

- Right half shows cells in the design
- Left half has the cells expanded to show the layout layers
- This design style has random wires



MAH, AEN

EE 271 Lecture 1

**Datapath Layout** 

- Wires here are more regular
- Again
  - Cells on right
  - Expanded cells on left
- Transistor density is higher



# Stick Diagrams

- Stick diagrams are a simplified version of layout
  - · Abstract the layout so wires are just lines
    - Don't worry about width or spacing
    - Just draw the center line of the wire
  - · Spacing on different parts of the page need not be the same
    - Sneak another wire in when needed, without needing to redraw the whole layout
    - But try to keep spacing the same (since it will better estimate the real layout)
  - · Good starting point before doing layout
    - But like most things, after you do some layout, you will have a better feeling for how to draw useful stick diagrams
- We will use stick diagrams often to demo stuff ...

MAH, AEN

EE 271 Lecture 1

#### Wire Layers

......

.......................

- · We represent the different wiring layers with different colors
  - metal2 purple / orange
  - metal1 blue
  - poly red
  - diff green / yellow
- Wires on the same layer that touch ALWAYS connect. There is no way to jumper a wire without changing layers.
- Wires on different layers can cross without connections. To form connections between different layers you need to explicitly draw a contact.



# **Digital Abstraction**

Rather than worrying about the precise voltages on the terminals of the transistor, guarantee that voltages will fall within two regions, one represents a logic '0' and the other a '1'.

- Need to compute the output only for inputs in the allowable range
  - · Much simpler than before
  - · Model transistor as being either conducting, or off
- Need to ensure that the output is always in the allowable voltage range
  - Need to make sure you produce valid digital outputs to the next stage
  - Also want to have level restore. Allowable voltage range for output range should be smaller than allowable input range
    - Attenuate noise on the signals

MAH, AEN

EE 271 Lecture 1

33

#### The Digital Abstraction

- Divide voltage into discrete regions
  - logic 0
  - logic 1
  - X between 0 and 1
  - out of range
    - may damage devices
- Each logic gate restores the signal
  - noise is not cumulative
  - output voltage range is narrower than input range
  - Noise margin ( $V_{OH}$ - $V_{IH}$ )



# Simple Model of a MOSFET



#### - Transistor Examples





# Switch Logic

Using switch-networks we can build up a simple kind of logic. The basic idea is to use switches to route one of several inputs to the output. There are two rules you must follow for switch logic to work:

- The primary output must always be connected to one of the inputs

- (the OR of all the switch-networks to output must be 1)
- Two (or more) inputs must not be connected together
  - (the AND of any two of the switch-networks to output must be 0)
  - (unless they are both constants and have the same value)
- For now we will assume that both true and complement values of the inputs are available. A little later we will talk about how to make inverters to generate the complements.

MAH, AEN

EE 271 Lecture 1

# **Multiplexer**

• A very useful switch network in an input multiplexer. It simply selects one of the inputs to the output. This structure can be used to easily map any logical function into switch logic -- all that needs to be done is present the right constant vector to the inputs of the multiplexer.





Need to build both XOR XNOR



# + Tally Function

- This is a more complex function that can be implemented in switch logic. The function counts the number of ones in the input word:
- $Z_n$  is 1 if there are n 1's in the input word
- For an n-bit number there are n+1 outputs
   Z<sub>0</sub>, Z<sub>1</sub>, ... Z<sub>n</sub>
- Example:

Input	Z <sub>0</sub>	Z <sub>1</sub>	$Z_2$	$Z_3$	$Z_4$	Zs
00000	1	0	0	0	0	0
11010	0	0	0	1	0	0
10111	0	0	0	0	1	0
00001	0	1	0	0	0	0

MAH, AEN

EE 271 Lecture 1

# + Tally Function Implementation

- The easiest way to solve this is to solve iteratively (like parity):
- $T_n = f(T_{n-1}, Input_n)$
- Here each stage is a little different (since it must produce a different number of outputs)
- How to build a stage?
- If bit is one, increment count by shifting Zn by 1
- Zn -> Zn+1
- If bit is zero Zn remain the same
- Zn -> Zn

# + Tally Function

- Shown below is the tally function for one bit. It has two outputs, Z0 and Z1.
- When the data is 0, the diagonal transistors are off, and the horizontal path (complementary switches) are on.
- Output Z1 is set to 0
- Output Z0 is set to 1
- When the data is 1, the diagonal transistors are on, and the horizontal switches are off
- Output Z1 is set to 1
- Output Z0 is set to 0
- Note: Each output is always driven by one and only one value. (Switch logic rule)

MAH, AEN

EE 271 Lecture 1

# + Two Input Tally



Switches are set for 1, 1, so the diagonal path is connected ( $Z_2 = 1$ )

Simple generalization of the one input case

്റ്റ

**- n-**0

data

0Z1

°Z0

49

Built by cascading 1 input tally functions

Size of circuit is O(nႆ) where n is the number of data inputs

Simple cell (two transistors) can be replicated to build larger circuits







MAH, AEN

EE 271 Lecture 1

#### Inverters

 To build an inverter with switch networks, you want to connect the output to Gnd when the input is high (a simple switch) and connect the output to Vdd when the input is low (another simple switch). The problem is how to build the second switch -- nMOS transistors are on when the gate is high, and you can't use an inverter to build an inverter!



### **CMOS** inverters

• In CMOS the solution is quite simple: use pMOS transistor. It connects its source/drain only when the gate is low.

