Lecture 4:

CMOS Gates, Capacitance, and Switch-Level Simulation

Mark Horowitz

Modified by Azita Emami

Computer Systems Laboratory

Stanford University

azita@stanford.edu

MAH, AEN

EE271 Lecture 4

Overview

Reading

W&E 1.5.5, Wolf 3.1-3.3.3, Complex Gates

W&E 4.3 Capacitance (this is very detailed, more than we need)

irsim, irsim tutorial

Introduction

Last lecture we built simple NAND and NOR gates. In fact, we can use switch networks to build a gate that implements any boolean function. The key is to realize a CMOS gate is just two switch networks, one to Vdd and one to Gnd. Practically, the kinds of gates that you can construct are limited by the need for stacks of series transistors, and their effect on gate performance. To better understand these issues we next look at capacitance, where it comes from, and how it affects the performance of gates (provides memory, and delay). The last part of the lecture will describe a method of simulating transistor level designs to ensure correctness. The homework will explore this further.

1

CMOS Gates

To build a logic gate $\overline{f}(x_1, ..., x_n)$, need to build two switch networks:





• Easier to build N tree first, because easy to forget P tree inverts inputs.

Gates

The pullup network and pulldown network are duals of each other

Dual of a function:

Exchange AND and ORs

Example Duals

A B ; A + B

(A +B) C ; (A B) + C

For switch networks

AND = series switches

OR = parallel switches

So

Parallel pulldown, serial pullup and vice versa

Why?

MAH, AEN

EE271 Lecture 4

5

De Morgan's Law / Duality

Remember DeMorgan's Law?

$$\overline{(a+b)} = \overline{a} \ \overline{b}$$
$$\overline{(ab)} = \overline{a} + \overline{b}$$

More generally the complement of a function can be obtained by replacing each variable / element with its complement, and exchanging the AND and OR operations

One of the most useful rules in boolean algebra

Can apply to arbitrarily complex expressions.

If element is not a single variable, then apply recursively to the expressions:

 $\overline{(A+B) C} = \overline{(A+B)} + \overline{C} = (\overline{A} \quad \overline{B}) + \overline{C}$

$$\overline{(A B) + (C D)} = \overline{(A B)} \quad \overline{(C D)} = (\overline{A} + \overline{B}) (\overline{C} + \overline{D})$$

CMOS Gates



+ Transistor Sizing in Static CMOS

Attempt to equalize pullup and pulldown resistance.



Resistance

- Relates current to voltage (V = IR)
- Wider transistors have lower resistance
- Series structures are not good for speed since the resistance of a series switch network is the sum of the transistor resistances.

But resistance is only part of the stuff you need to model circuits. The other important property is capacitance.

Capacitance

- Relates charge to voltage (Q = CV)
- Exists between any two conductors
- Causes delay in circuits (t = RC) and data storage (memory)

MAH, AEN

EE271 Lecture 4

11

Capacitance Equations

Capacitors store charge

Q = CV <- charge is proportional to the voltage on a node

This equation can be put in a more useful form

$$i = \frac{dQ}{dt} \Rightarrow i = C\frac{dV}{dt} \Rightarrow \frac{C\Delta V}{i} = \Delta t$$

So to change the value of node (from 0 to 1 for example), the transistor or gate that is driving that node must charge (up, in our example) the capacitance associated with that node. The larger the capacitance, the larger the required charge, and the longer it will take to switch the node.

Since the current (i) through a transistor is approximately V/R_{trans}

$$\Delta t = \frac{C\Delta V}{i} = \frac{C\Delta V}{V/R} = R_{trans}C$$

- Delay measured from 50% crossing point on input and output swings, because need the same point to allow additive composition of delays.
- Define R_{sg} of a transistor so RC gives the right delay values



For our 1µ technology, nMOS = 13KΩ * L/W, pMOS = 26KΩ * L/W

MAH,	AEN

EE271 Lecture 4

13

Load Capacitance

Cload comes from three factors:

- 1. Gate capacitance of driven transistors.
- 2. Diffusion capacitance of source/drain regions connected to the wire.
- 3. Wire capacitance

Today, a 2μ technology is the really cheap technology that students use, and advanced processes are running at 0.5μ to 0.25μ . We will use 1μ technology numbers for this class. ¹This technology is different from the numbers in the book.

The ratio of the various numbers does not change much with technology, but the absolute numbers do vary. You should always find the correct numbers for the technology that you will use before starting a design. And, since you don't want to extract the C_{load} numbers by hand, make sure that the CAD tools have the right numbers too.

^{1.} The metric that I will use in class, resistance/square for transistors, and capacitance/micron don't change much with technology scaling. For a 0.25μ technology Rsq of a nMOS device is 15K, pMOS is 36K, which is similar to the 1μ numbers. The cap/micron numbers are nearly the same. The reason the gates get faster is that the cap/lambda goes down, so the cap of a 10:2 device scales down, while the resistance remains constant.

+ Calculating the Value of Capacitance

Two simple models

- Parallel Plate
- Cylindrical

The capacitance of most real objects can be approximated by a combination of these two factors.

Parallel Plate¹



1. The capacitance can be found by solving Laplace's equation. For an infinite parallel plate capacitor, the E-field does not vary in the vertical direction, and hence the voltage is proportional to the thickness.

MAH, AEN

EE271 Lecture 4

15

+ Cylindrical Capacitance

This is the model of capacitance between two cylinders¹



This gives a capacitance that is proportional to length. It is also not very sensitive to the ratio of b/a, so making b much larger than a still does not reduce the capacitance much.

This type of capacitance can be used to model fringing fields of wires – this is the capacitance from the edge of the wire.

^{1.} The result can be found by solving Laplace's equation in cylindrical coordinates. In this space the E-field falls off as 1/r (where r = b/a), and thus the voltage (integral of the field) varies as the log of the distance.

	fringing parallel fringing plate like	
So, wires have tw wire's area, and tl width metal wire component, so fe	vo components to capacitance, one that is propor he other proportional to the wire's perimeter. For s, the edge component is much larger than the orgetting the edge is a large error.	tional to the minimum le area
The area capacita capacitor plates, a	ance depends on the thickness of the oxide betwee and that thickness depends on what is below it.	een the
-		
//AH, AEN	EE271 Lecture 4	17
	+ Coupling Capacitance	
Capacitance is m	ostly between two wires, not between a wire and	ground
in	\sim^{a}	
in in Coupling capacita	ance makes analysis more complex:	
in in Coupling capacita It creates noise - 'a' changing	ance makes analysis more complex: issues will cause noise on 'b'	
in in Coupling capacita • It creates noise - 'a' changing • It makes delay	ance makes analysis more complex: issues will cause noise on 'b' calculations harder	
in in Coupling capacita It creates noise - 'a' changing It makes delay If 'a' and 'b' tran	ance makes analysis more complex: and ance makes analysis more complex: and	
in Loupling capacita • It creates noise - 'a' changing • It makes delay • If 'a' and 'b' tran - ∆V across th	ance makes analysis more complex: ance makes analysis more complex: issues will cause noise on 'b' calculations harder nsition at the same time in same direction e cap will be zero, and it won't affect the delay	
in in in in in in in in in in	ance makes analysis more complex: ance makes anc	
in in in in in in in in in in	ance makes analysis more complex: e issues will cause noise on 'b' calculations harder nsition at the same time in same direction e cap will be zero, and it won't affect the delay nsition at the same time in opposite direction e cap will be 2V, and it will look like a grounded of	ap of 2C

Wire Capacitance

Most CAD systems have tools that take care of all this complexity by using large tables of numbers, one for each type of legal layer crossing. The tools take the capacitance numbers, multiply by the correct area and perimeter coefficients and then add all the numbers together.

That is far too much work for us to do by hand. Also it requires that the layout be finished to get the capacitance numbers. We often want to estimate the capacitance numbers to size transistors from either crude layout, or layout estimates.

Since most of the wires are minimum width, we will use an effective capacitance per running micron of length, assuming an average number of wire crossings. This number will include both the area (plate) and perimeter (fringe) capacitance terms. Diffusion is treated almost the same, but the width for diffusion we assume to be the extension of a transistor drain, and the length should therefore be the width of the transistor. This assumes that diffusion is only used to make a connection to a transistor, which is normally the case since the diffusion capacitance is so large.

MAH AEN		
	MAH.	AEN

EE271 Lecture 4

19

Simple Capacitance Numbers

Want to have numbers that make it easy to estimate the capacitance

- · Want the estimates to depend on the fewest number of parameters
- Willing to make some approximations

For wires

- Most wires are minimum width
- Large edge component of capacitance anyhow
- So makes sense to measure capacitance per unit length

For transistors

- Gate length is usually minimum (2λ , 1μ), width varies
- Diffusion region kept small, size depends on transistor width
- Give cap of these region as capacitance per unit transistor width



Rule of Thumb Capacitance Table

Table I:	
Transistor Cap	Capacitance per µ of transistor W
gate (poly over diff)	2.0 fF /μ
ndiff (5 λ or 6 λ wide)	2.0 fF /μ
pdiff (5 λ or 6 λ wide)	2.0 fF /μ

Wire Cap	Capacitance per unit length	Length when C = C _{inv}
poly wiring	0.2 fF/ μ	40μ
metal1 (3λ or 4λwide)	0.3 fF/ μ	27µ ~30µ
metal2 (3 λ or 4 λ wide)	0.2 fF/ μ	40μ

 C_{inv} is 8fF, the input capacitance of a $4\lambda{:}2\lambda$ nMOS, $4\lambda{:}2\lambda$ pMOS inverter

MAH, AEN

EE271 Lecture 4

21



Node A: 2 diffusion regions each 2μ (4 λ), 2 gate regions each 2μ , 16 μ M1 (12 λ vertical, 20 λ horizontal), 12 λ poly= 2*2 μ *2fF/ μ + 2*2 μ *2fF/ μ +16 μ *0.3fF/ μ + 6 μ *0.2fF/ μ = 8fF + 8fF + 4.8fF+1.2fF = 22fF

Timing Example

Assume that all transistors are $4:2\lambda$



40fF includes the diffusion and gate cap

When the 'in' rises, 'a' will fall:

delay = RC = 13K/2 * 40fF = 0.26ns (nMOS transistor is on)

When 'a' falls 'b' will rise:

delay = RC = 26K/2 * 40fF = 0.52ns (pMOS transistor is on)

Total delay from 'in' to 'b' = 0.26ns + 0.52ns = 0.8ns

MAH, AEN

EE271 Lecture 4

23

Dynamic Charge Storage

What happens to the value on node 'a' when the switch disconnects?



When the switch is off, the current driving the capacitor is zero

• i = CdV/dt

dV/dt = 0, so the voltage remains unchanged

• The value remains unchanged

That is, when you stop driving a node its value remains unchanged, and remains almost the same until it is driven again. This is the good part of capacitance.

+ Charge Leakage

There is no leakage current from the gate of a MOS transistor but the source/drain terminals do have a small leakage current.

Leakage current is very small, usually picoAmps

• Charge will leak away, but very slowly

Storage times are usually about **1 second** at Room Temp

• Leakage is temp sensitive

Doubles every 10°C

10ms at 70°C

Leakage is much slower than the clock rate. Dynamic store is ok, if the node is reloaded every few clocks. If you can't guarantee when you will reload the storage node, you had better use a different storage element.

Make sure you don't build these storage elements by accident (by leaving a node floating)

MAH, A	LΕΝ
--------	-----

EE271 Lecture 4

25

Latches

A simple dynamic latch



We will talk more about this later

A switch can be made by using a full CMOS transmission gate

- No degraded levels (like from using just a single nMOS pass transistor)
- · But two control signals needed

Problems with Transistor Switch Circuits

If you obey all the rules for switch logic, the circuits generally work well.

- · Make sure there are no floating outputs, no drive conflicts
- Sometimes you make errors ...

Switches are bidirectional

- Generally, designers would like to think that information only flows one direction, but the transistors don't care about the intent.
- Leads to errors, some pretty subtle because they all depend on the capacitance ratio.
- · Look at two problems with capacitance

Charge sharing (pure) Charge sharing (driven)

```
MAH, AEN
```

EE271 Lecture 4

27

Charge Sharing

What happens when you connect two capacitors together

(without any connection to a supply)



• Charge must be conserved

$$C_1 Vdd = (C_1 + C_2) V_{final}$$

$$V_{\text{final}} = Vdd * C_1/(C_1 + C_2)$$

So either

C1 >> C2; both nodes become 1 >> requires approx 4x ratio

C2 >> C1; both nodes become 0

otherwise you will get an undefined value.

Driven Charge Sharing

You can get charge sharing even if you are driving the node



If the resistance of the switch is small compared to the driving transistor, and C2 is larger than C1, then there is momentarily a resistive divider.

• C2 will first drive C1 to Gnd

Then (more slowly) the pMOS will drive both capacitors high



+ Switch-Level Simulation Model



	+ Simulation Algorithm
F	or each event where a node changes:
	 Update the changed node to new value. For each transistor with a gate connected to a changed node:
	 Find the transistor cluster. Find the new dc values of the nodes in cluster.
	 If any of the values are different from previous value, find delay for that node changing and schedule the node to change after the delay to the new value in future.
Step 2.2 is hard b mean the simulato [min_possible_val	ecause of X values on the gate of transistors. These values or must work with voltage, resistance, and capacitance ranges : lue, max_possible_value]
MAH. AEN	EE071 Locture 4 22
	EE271 Lecture 4 33
	irsim
	irsim
irsim will calculate	e:
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event.
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only 2. Delay (Quantize Uses a b But it is c	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event. ed to 0.1nS for efficiency in scheduling events) better model than the one we have discussed in class. conceptually similar
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only 2. Delay (Quantize Uses a b But it is c 3. Correct charge	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event. ed to 0.1nS for efficiency in scheduling events) better model than the one we have discussed in class. conceptually similar sharing (even when the node is partially driven)
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only 2. Delay (Quantize Uses a b But it is c 3. Correct charge Of course, becaus	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event. ed to 0.1nS for efficiency in scheduling events) better model than the one we have discussed in class. conceptually similar sharing (even when the node is partially driven) se it is an approximation, the program is not perfect.
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only 2. Delay (Quantize Uses a b But it is o 3. Correct charge Of course, becaus • Sometimes too propagat	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event. ed to 0.1nS for efficiency in scheduling events) better model than the one we have discussed in class. conceptually similar sharing (even when the node is partially driven) se it is an approximation, the program is not perfect. generous with X values tion of X values can be too fast
irsim will calculate 1. Final voltage for and intermediat 0,1,X state only 2. Delay (Quantize Uses a b But it is of 3. Correct charge Of course, becaus • Sometimes too propagat • Some legal circ	e: r each node in the circuit, correctly handling all ratios. All R,C, te voltage ranges are floating point computations. Quantizes to r at the end of each event. ed to 0.1nS for efficiency in scheduling events) better model than the one we have discussed in class. conceptually similar sharing (even when the node is partially driven) se it is an approximation, the program is not perfect. generous with X values tion of X values can be too fast suits will not simulate (but most digital circuits will be ok)

Using irsim

Read the manual page and the irsim hints page • Manual page has complete list of commands, you really should read. The two required input files are a transistor parameter file (called .prm format) and the network connection file (called .sim format). Can also put multiple command files (preceded by '-') on the command line using the same commands as are listed for interactive use. The .sim network description file is flat (no hierarchy), and has a simple format (documented in the .sim manual page). Each line is one of: n gate_node source_node drain_node length[µ] width[µ] p gate_node source_node drain_node length[µ] width[µ] C node cap_value[fF] (adds cap between node and gnd) C node1 node2 cap_value[fF] (adds cap between node1 and gnd, and another cap between node2 and gnd) Capacitors need only be added to model the wiring interconnect. The irsim program will automatically add gate loading (and source/drain loading too, depending on the diffext parameter in the .prm file) MAH, AEN EE271 Lecture 4 35 irsim Example Files simulated in class: All transistors 5µ:1µ Ctr $10\lambda:2\lambda$ unless marked Node1 Node2 OutGate 100f -00fF tCtrl Int tOut invln 400fF 100fF Out1 b Out In b Out b Out1

+ irsim Difficulties

There are two kinds of problems that irsim has trouble handling:

1. Transistor loops

In this structure there are a set of transistors that form a loop, and neither end of the loop is a power supply. In this case the loop will be broken, (to convert it to a tree) and the simulation will continue. Note that multiple paths to supplies are ok, as are single transistor loops (CMOS transmission gates)

2. Self-connected transistors

These structures have the gate of a transistor connected to the same cluster as one of the outputs of the circuit. Since irsim needs to set the inputs to figure out the outputs, the program can have problems with this type of circuit. This circuit rarely comes up, except for the 6T XOR gate.





37

MAH, AEN

EE271 Lecture 4