Lecture 3:

MOS Transistors Switch and Gate Logic

Mark Horowitz

Modified by Azita Emami

Computer Systems Laboratory

Stanford University

azita@stanford.edu

MAH, AEN

EE271 Lecture 3

Overview

Reading

W&E 2.1-2.2 - MOS Transistor Model

(more complex than we need)

W&E 2.4.1 - nMOS like gates

W&E 2.6 - CMOS switches

W & E 1.5, - CMOS gates

Shoji 2.1-2.8 - CMOS gates

Introduction

So far we have talked about building logic out of switches, but we were using a very simple model of a transistor. We will again look at building logic from transistors, but this time we will use a more accurate model of a transistor. This model will point out limitation of nMOS switch logic. There is a restricted form of switch logic, called gate logic, that behaves like unidirectional logic functions. Since this is a nice level of abstraction, most CMOS transistors are used to create 'gates' that a designer then uses

1

New Transistor Model

In the first lecture, we approximated a transistor as a simple switch. While this is a good first model for a transistor, we need a better model if we want to understand delay and transistor connection rules in CMOS circuits. While a transistor can be viewed as a switch, it is a switch with some interesting properties. A transistor is really a non-linear device where the output current is a function of the size of the device, and voltages on its terminals.

Luckily, for the stuff that we do, we don't need to use the real i-V curve of a transistor. We can approximate it as a voltage controlled resistor. But to understand what value resistance we should use and how it will change with technology, it is important to get a feeling for transistor operation. The notes have only a quick review. W&E 2.1 - 2.2 has more details if you need/want them.



 Raising the gate voltage attracts electrons to form a thin n-region under the gate. This n-region is called the channel, and forms a bridge from between the two n+ region, and allows current to flow. If the channel is not present, the two n+ regions are separated by two back to back diodes, which blocks current flow. This induced n-region forms a resistor, the more carriers in the channel, the lower the resistance between the source and drain





- There is a lot of semiconductor physics, that I will skip (bandgaps, fermi energies ...).
- What basically happens is that the poly oxide silicon sandwich under the gate poly is a capacitor. To increase the gate voltage, I need to add positive charge to the poly, and negative charge to the silicon. At first the negative charge comes from pushing away the holes in the channel (leaving the negatively charged ionized acceptor atoms). After some point (called the threshold voltage) a channel of mobile electrons forms.

```
MAH, AEN
```

EE271 Lecture 3

+ Transistor i-V cont'd

Electron charge in the channel can be easily determined:

$$Q_{\text{mobile}} = C_{\text{ox}}(V_{\text{gs}} - V_{\text{th}}) = \frac{\varepsilon \times \text{Area} \times (V_{\text{gs}} - V_{\text{th}})}{t_{\text{ox}}}$$

The (mobile) electrons in the channel will move if a voltage is applied

- Voltage applied between source and drain
- Follows Ohm's Law (i =V/R)

Implies that the carrier velocity is proportional to E-field (V/L) levels. There is a

- The mobility of the electrons (μ_n) relates the E-field (V/L) to velocity arriers in silicon, so at high fields you
- The current is the charge/length * velocity.

$$i_{ds} = \frac{\mu_{n} \epsilon \times Area \times (V_{gs} - V_{th})}{t_{ox}L} \frac{V_{ds}}{L} = \frac{W}{L} \times \frac{\mu_{n} \epsilon (V_{gs} - V_{th})}{t_{ox}} V_{ds}$$

The relation between E-field and carrier speed is only true at low field levels. There is a speed limit for carriers in silicon, so at high fields you get less current than you might expect.

5

+ i-V cont'd

$$i_{ds} = \frac{W}{L} \times \frac{\mu_n \epsilon (V_{gs} - V_{th})}{t_{ox}} V_{ds}$$

 The value of the current is proportional to the gate to source voltage (remember how the source is defined) minus threshold voltage, V_{th}

Since $(V_{qs} - V_{th})$ set the number of carriers in the channel

- Current inversely proportional to the oxide thickness.
- Current proportional to width (width of the diffusion), inversely proportional to length (width of the poly)

So

 Resistance of transistor is proportional to length and inversely proportional to width

Unfortunately this derivation is missing something... What?

MAH, AEN

EE271 Lecture 3

+ i - V Current Saturation



р

Notice that the current through each transistor must be the same, since otherwise it would accumulate charge.

7

When Vds is not zero, the number of carriers in the channel is not constant either, since the voltage of the channel is changing. Closer to the drain there are less electrons, so the resistance will be higher.

To solve for the i - V curve, break the transistor into a number of small transistors in series. Each little transistor will have a very small V_{ds} , so the previous formula will hold. This gives the quadratic i - V curve.

When V_g - V_d < V_{th}, the model breaks down, and current no longer depends on V_{ds}

This model breaks down when there is not enough charge to support the needed current. Without velocity saturation this happens when the channel charge becomes 0 (eq. shown). With velocity sat, it occurs earlier.

+ Ideal Quadratic nMOS i-V



+ Real nMOS i-V Curve



nMOS Approximation





This approximation is ok for timing estimates, but not for analog circuits. Resistor values are set to match real nMOS iV curves, not quadratic model.

MAH, AEN

EE271 Lecture 3

Electrical Model R₁₀₀ Resistance is proportional to L/W (number of 80 squares) 60 40 The resistance / square of a transistor is also 20 0 ⊥ 0 inversely proportional to (Vgs -Vth) 1 2 At Vgs = Vdd, R is about 10K/sq Îι **↑**L L W L = W R = R_□ R = 1/3R_□ 3L = W ٩w $L = 3W R = 3R_{\Box}$

13

How to refer to the	e size of a device?	
1. Number of squa 2. Width of the dev	ires - L/W /ice - W/L	
The second metho in the class. Large see later, almost a transistor size sole	od is more common in industry, and is the me r transistors mean more current, not more res Ill transistors have minimum length, so often p ely by its width.	thod that I will use istance. As we will people refer to
MAH, AEN	EE271 Lecture 3	15
MAH, AEN	EE271 Lecture 3	15
With this new mod switch logic.	EE271 Lecture 3 nMOS Switch Logic lel of an nMOS transistor, we can see some lin	15 mitations of nMOS
With this new mod switch logic. A high output of sv gate minus a thres between the gate input (drain) is equ the output become	EE271 Lecture 3 nMOS Switch Logic lel of an nMOS transistor, we can see some lin witch logic is a degraded signal; it is the voltag shold voltage. This is because there must be and the source for the transistor to conduct. So ual to the gate for logic 1, the transistor turns the voltage of the transistor turns the source for the transistor turns the voltage of the transistor turns	mitations of nMOS ge on the a V _{th} Since the off when You need to be a little careful abou the value of the threshold voltage t depends on the source (back gat effect). While it is
With this new mod switch logic. A high output of sy gate minus a thres between the gate input (drain) is equ the output become Note that the outp transistors that the voltage of those sy gate voltage on ar	EE271 Lecture 3 nMOS Switch Logic lel of an nMOS transistor, we can see some line witch logic is a degraded signal; it is the voltage shold voltage. This is because there must be and the source for the transistor to conduct. So ual to the gate for logic 1, the transistor turns les V _{gate} - V _{th} . ut voltage does not depend on the number of a signal travels through. It only depends on the witches. The output voltage will be set by the hy of the switch transistors it passes through.	mitations of nMOS ge on the a V _{th} Since the off when Siswitch e gate lowest You need to be a little careful about the value of the source (back gate the source is gnded, can be 0.8V whe the degraded levels even worsite

nMOS Switch Logic

If you connect this degraded output to the gate of another nMOS switch, you would get an output that is degraded by 2 V_{th} . This may be too low to detect as a high output (remember we need to provide signals where the digital abstraction). In fact in many design styles, no degraded levels are allowed. We will see later in this lecture how to build switches that don't degrade the high level.



Passing a logic 0 is much easier, since then the transistor is always on (V_{gs} = Vdd). nMOS devices don't degrade low levels.

Note: nMOS switch logic has two limitations. It can't invert signals, and it's outputs can not be used to drive the gates of switches directly. To do useful stuff we clearly need (at least) inverters.

MAH, AEN

EE271 Lecture 3

17

nMOS Inverters

Need to build an inverter without using of a switch with an inverted control line which does not exist in nMOS:



And need to get rid of the degraded high output.

The solution is to forget about building the inverted switch - use a device that is always weakly on.

nMOS Inverters

An inverter consists of a switch and a resistor; for this to work the resistance of the switch transistor must be much lower than the resistance of the resistor (depletion transistor). When the input is low, the switch transistor is off and the resistor pulls up the output to Vdd; when the input is high, the switch transistor fights the pullup resistor and the output falls close to Gnd.



Ratio Rule: The resistance of the pulldown must be 4 times lower than the resistance of the pullup to guarantee a good low level (close to 0V).¹

1. Transistors are not linear resistors, so you can't find the output voltage from the standard voltage divider equation. See W&E 2.4 for a discussion of a similar problem

MAH, AEN

EE271 Lecture 3

19

+General nMOS Gates

Consist of an nMOS switch network between the output and Gnd

- Uses a default pullup device
- Need to make the pullup device weak enough



Since the output is low when the switch function connects, the logic function is the complement of the function of the switch network.

• The total resistance of any path through the pulldown network must be less then 1/4 the resistance of the pullup device

+In nMOS NORs are Nice



Limited series stack to around 3 transistors, to reduce this problem. In nMOS, large fanin gates are always NOR gates.

+Complex Gate Example

Look at building $\overline{(A + B) C}$

• Switch network function is (A + B) C



• Since all pulldown paths have two series device, each device must be 8 times as wide as the pullup, (1/8 the resistance)

MAH, AEN

EE271 Lecture 3

23

nMOS Summary

nMOS switch logic (many switch networks, output always driven)

- Degraded outputs
- Control must come from gates

nMOS gates (one switch network to Gnd, default pullup)

- Dense (n+1 transistors for an n-input gate) and fast
- Complete (NANDs and NORs)

But scaling killed it

- Scaling increases the number of gates, and decreases the resistance of the transistors
- Power went through the roof

Every gate with a low output dissipates power

Chips in the early 80's dissipated watts

CMOS Technology

Complementary MOS

Have both nMOS and pMOS devices

There are many way to draw nMOS and pMOS devices



source is the diffusion terminal with the HIGHER voltage on it.

than the source by more than the threshold voltage. And for pMOS devices the







Transmission Gates

By using both nMOS and pMOS neither output is degraded

But you need the true and complement of the control signal



Using transmission gates, you don't have degraded levels

- · Difference between gates and switch logic gets less clear
- Simpler design issues, since there is only one type of signal

So for our CMOS designs you are not allowed to have degraded levels

MAł	H. A	ιEΝ
	•, •	· — · ·

EE271 Lecture 3

31

In CMOS designs, gates

are really a kind of switch logic, where inputs can

only go to the control terminals of switches, and not source/drains

CMOS Switch Networks

In general one needs to use full CMOS transmission gates¹

- Two control lines per switch
- No degraded levels

Examples:



^{1.} If the switch network only connects to a constant (Vdd or Gnd) then you don't need both transistors. Connections to Vdd only need pMOS, and connections to Gnd only need nMOS.

Switch Logic



directions. This is generally bad since it blocks other horizontal M1 from routing in this area. But in this case there are no other M1 lines so it is ok.

CMOS Inverter

Two simple switch networks, one to Vdd and the other to Gnd No ratio rules (no fighting) No DC power · Can simplify the switches because they connect to constants • The CMOS inverter does not dissipate DC power since either the path to Vdd or Gnd is off. You can build large transistors without worrying about power. • Gate is more complex than nMOS, you need to drive both transistors MAH, AEN EE271 Lecture 3 35 **CMOS Buffer** Can build any gate using switches, even a buffer V_{d⊄}V th output out _ In In Īn

CMOS Gates

Since we have both type of switches, just route the correct supply to the output:

• NOR

Output is low when either A or B is high Output is high when A and B are both low



MAH, AEN

EE271 Lecture 3

37

NAND Gate

NAND

Output is low when A and B are both high Output is high when either A or B is low



