# Lecture 2

#### Fabrication and Layout

Mark Horowitz Modified by Azita Emami Computer Systems Laboratory Stanford University azita@stanford.edu

MAH, AEN

EE 271 Lecture 2

**Overview** 

- Reading
  - W&E 3.1(scan), 3.2.1, 3.3.1 Fabrication
  - W&E 3.4-3.4.3 Design Rules
    - ( $\lambda$  rules are really not that bad)
- Introduction


The whole IC business is based on the fact that complex circuits can be 'printed' on a silicon wafer, thus the cost of the chip depends mainly on its size and not the number of devices (the complexity of the picture). This fabrication process is possible because of special properties of semiconductors and in particular the semiconductor silicon. This lecture will briefly review some semiconductor properties, and then describe how chips are made. The fabrication discussion will motivate the design rules that need to be followed for layout.

#### What Do We Need to Build?

#### Transistors


- Need nMOS and pMOS
- How are these built?
- Wires
- Many levels of real metal wires (mostly aluminum or copper)
  - We we see that we need low resistance (high conductivity)
- Oxide insulator between metal layers
- · Contacts (hole in the oxide) between adjacent layers
  - Adjacent layers only
  - To connect M1 to M3, need to connect M1 to M2, and M2 to M3
- · Let's digress and look at how to build a transistor
  - Physics, and materials


MAH, AEN	EE 271 Lecture 2 3
	+ Silicon
	rication depends on two properties of silicon:
• It is	a semiconductor
_	Conductivity can be changed by adding impurities
_	These impurities, called dopants, can create either n-type or
	p-type regions.
• Its	oxide is very stable
	It is SiO <sub>2</sub> , which is quartz or glass (amorphous)
_	
	'silicon rust' is glass
_	Great for sealing stuff from impurities
_	Can be selectively patterned.
_	Etching can remove SiO <sub>2</sub> without harming Si.
_	Stable grown oxide is the great advantage of Si over Ge or
	GaAs.



- p (n) regions are more lightly doped
- p region is formed first, and then the n+ over dope parts of the p region to form the n+ regions
- n+ dopant is added after the poly is down so poly blocks dopant

#### CMOS Has Two Transistor Types





### What is On a Chip

Transistors

- Requires silicon substrate, wells
- Diffusion (two types), poly

Wires

- Many levels of real metal wires (mostly aluminum)
- Oxide insulator between metal layers
- Contacts (hole in the oxide) between adjacent layers

Now that we have a quick overview of what we are building, lets delve in more detail into how to build it.

MAH, AEN

EE 271 Lecture 2

# Fabrication


The process used that creates these devices/wires.

- Look at how to create:
  - Working transistors
    - ndiff, pdiff, wells, poly, transistors, threshold adjust implants
  - Wires
    - contacts, metal1, via, metal2

Fabrication is pretty complex.

- There are whole classes at Stanford devoted to it.
- Give a brief overview of the process, for background.
- Want to understand origin of layout rules / process parameters
  - The abstractions of the process for the designer (us).

# Making Chips



#### + Basic Fabrication Step

Two parts:


- Transfer an image of the design to the wafer
- Using that image as a guide, create the desired layer on silicon
  - diffusion (add impurities to the silicon)
  - oxide (create an insulating layer)
  - metal (create a wire layer)

Use the same basic mechanism (photolithography) to do step 1. Use three different methods to do step 2.


- Ion Implant used for diffusion. Shoot impurities at the silicon.
- Deposition used for oxide/metal. Usually from chemical vapor (CVD)
- Grow used for some oxides. Place silicon in oxidizing ambient.

	MAH, AEN	EE 271 Lecture 2	15
_		Basic Processing	
-	Start with wafer at current step		
	Spin on a photoresist		
	Pattern photoresist with mask		
	Step specific processing etch, implant, etc		
	Wash off resist		


#### + Photolithography



#### **Making Transistors**




#### **Actual Transistors**




(a) 90nmノード向けトランジスタ


 Much more complex structure generated from drawn polysilicon gate

# **Making Wires**






- 6-8layers of metal
- Vias and wires manufactured at same time (dual damascene)
- Top levels are thicker for power distribution
- Interlayer dielectrics are not all SIO<sub>2</sub> ( $\varepsilon_r$  < 3.9)



## **Fabrication Information**

• Now that we know what fabrication is trying to do, how do we tell them precisely what to build?



- We don't care about the real details of the fab, but we have to define the patterning of the layers (that meet their rules) to specify our design.
- Sometimes knowing more about the fab details is useful when you need to debug a part.


MAH, AEN


EE 271 Lecture 2

# Layer Choice

- The layers a designer uses is generally set by the CAD tool.
- Our layout editor is 'Magic'
  - Magic is quick to learn and commonly available.
  - Primarily Paint (Color)-based, not object-based.
  - Highlighting of Electrically connected paint.
  - Interactive DRC checking.
- We will use the SCMOS design technology with Magic (MOSIS rules)

## Magic SCMOS Layers





# Fabrication Constraints on Layout

Fabrication places many constraints on the layout In EE271 we will worry about the two main types of constraints: • Resolution constraints - What is the smallest width feature than can be printed - What is the smallest spacing that will guarantee no shorts Depends on lithography and processing steps that follow Resolution often depends on the smoothness of the surface - (need to keep the image in focus, since depth of field is small) - Most modern processes are planarized, to keep surface flat Alignment/overlap constraints Like printing a color picture, need to align layers to each other Need to choose which layer to align to - That layer will have better registration than the others. MAH. AEN EE 271 Lecture 2 31 Geometric Design Rules Resolution • 3 width and spacing of lines 3 on one layer Alignment to make sure interacting layers overlap (or don't) contact surround poly overlap of diff well surround of diff contact spacing to unrelated geometry

## **Design Rules**

- Most processes have design rules that are expressed in absolute physical units
  - poly width 0.3 $\mu$ m
  - poly spacing 0.3μm
  - metal width 0.5 $\mu$ m
  - metal spacing 0.5μm
- Typically not multiples of one another
- Using process-specific design rules gives the densest layout but is difficult to master

- We will express our design rules in lambda (λ) units
  - λ is half the drawn gate length (poly width)
  - All other design rules are expressed in whole multiples of  $\lambda$ 
    - poly width 2  $\lambda,$  space 3  $\lambda$
    - metal width, space 3  $\lambda$
  - usually requires rounding up
  - rules are scaled to generate masks for a variety of processes

MAH, AEN

EE 271 Lecture 2

SCMOS Lambda ( $\lambda$ ) Design Rules


- We will be using the MOSIS SCMOS design rules
  - They are a simplified set of rules
  - Allow you to send your designs to a number of fab lines
  - Rules are based on  $\lambda$ , a type of scaling constant
  - $\,\lambda$  was initially 1.5  $\mu,$  and now it is 0.15  $\mu$  in advanced fab lines
- Ignores some of the ways to save area (so extra conservative)
  - Use only Manhattan Layouts
  - Use only 90° angles
- Companies regularly do design scaling, even if they don't use the symbol  $\boldsymbol{\lambda}$

# SCMOS Design Rule Highlights

LAYER	WIDTH	SPACE	Alignment rules: cut/via surround	1
poly	2	3	poly overlap diff	2
diff	3	3	poly space to diff	1
metal1	3	3		·
metal2	3	4	Notes:	
nwell	10	9	Cut plus surround is 4	
cut	2	2	causes layout to fall on	an 8λ grid
via	2	3		
MAH, AEN			EE 271 Lecture 2	35
			Pitch	
itch is the r	epeat dis	tance betwe		
			een objects	
8λ = Co	ontacted <sup>-</sup>	Transistor P	een objects itch	
8λ = Co - Cut +	ontacted <sup>-</sup> PolyWidt	Transistor P th + 2*Cut-to	een objects itch p-Poly	
8λ = Co - Cut + 6.5λ = Se	ontacted <sup>-</sup> PolyWidt emi-Conta	Transistor P th + 2*Cut-to acted Metal1	een objects itch p-Poly 1 Pitch	
8λ = Co - Cut + 6.5λ = So - (Con	ontacted <sup>-</sup> PolyWidt emi-Conta tact + Wid	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa	een objects itch p-Poly 1 Pitch acing	
$8\lambda = Ce$ - Cut + $6.5\lambda = Se$ - (Con $7.5\lambda = Se$	ontacted <sup>-</sup> PolyWidt emi-Conta tact + Wid emi-Conta	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa acted Metal2	een objects itch p-Poly 1 Pitch acing 2 Pitch	
$8\lambda = Ce$ - Cut + $6.5\lambda = Se$ - (Con $7.5\lambda = Se$ - (Cont	ontacted <sup>-</sup> PolyWidt emi-Conta tact + Wid emi-Conta act + Wid	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa acted Metal2 lth)/2 + Spac	een objects itch p-Poly 1 Pitch icing 2 Pitch cing	
$8\lambda = Ce$ $- Cut +$ $6.5\lambda = Se$ $- (Con$ $7.5\lambda = Se$ $- (Cont)$ $7\lambda = Fe$	ontacted <sup>-</sup> PolyWidt emi-Conta tact + Wid emi-Conta act + Wid ally-Conta	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa acted Metal2 lth)/2 + Spac lth)/2 + Spac	een objects itch p-Poly 1 Pitch icing 2 Pitch cing	
$8\lambda = Ce$ $- Cut +$ $6.5\lambda = Se$ $- (Con)$ $7.5\lambda = Se$ $- (Cont)$ $7\lambda = Fe$ $- Contac$	PolyWidt PolyWidt emi-Conta tact + Wid emi-Conta act + Wid ally-Conta	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa acted Metal2 lth)/2 + Spac acted Metal1 cing	een objects itch p-Poly 1 Pitch noing 2 Pitch cing Pitch	
$8\lambda = Cc$ $- Cut + Cut $	PolyWidt PolyWidt emi-Conta tact + Wid emi-Conta act + Wid ally-Conta	Transistor P th + 2*Cut-to acted Metal1 dth)/2 + Spa acted Metal2 hth)/2 + Spac acted Metal1 cing acted Metal2	een objects itch p-Poly 1 Pitch noing 2 Pitch cing Pitch	


# + Contact Rules

- In SCMOS, the spacing from contacts is often slightly larger than base material
  - Poly contact to poly spacing  $3\lambda$
  - Diffusion contact (ndc, pdc, nwc, pwc) to diffusion is  $4\lambda$
- This is done so the fabricator can make the surround of the actual contact cut slightly larger than  $1\lambda$  if needed



### + Hard Rules

- · There are two rules that don't fit into the nice "8" approach
- Well rules
  - The spacing between pdiff and ndiff is 10
  - While this is larger than 8, it is not a problem
  - Route at least one wire between gap



### Using the Design Rules

While the Magic SCMOS design rules are simplified, there are still a number of rules to remember. A good way to start is to begin with a stick diagram of the cell you want to layout. Then you can use a subset of the rules to estimate what the layout will look like, and if it meets your standards you can begin the actual layout. While Magic makes layout easier, it always a good idea to have a plan on where things go before you start.

#### Warning:

While layout is often (sometimes) fun to do, it easily can be become an infinite time sink – one can always find a way to shrink the cell a few more microns. You should really have a plan BEFORE you start layout, and have a set constraints you are trying to achieve so you know when you are done.


You don't need to worry

layout, you might check back to see if these


rules explain some of the problems you have

about these rules at 1/ist. After doing some

# Stick Diagrams



# **Basic Layout Planning**



EE 271 Lecture 2

